Regviz

Silicon Labs /Series0 /EFM32GG /EFM32GG280F512 /EBI /CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series0/EFM32GG/EFM32GG280F512/EBI/CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (D8A8)MODE 0 (D8A8)MODE1 0 (D8A8)MODE2 0 (D8A8)MODE3 0 (BANK0EN)BANK0EN 0 (BANK1EN)BANK1EN 0 (BANK2EN)BANK2EN 0 (BANK3EN)BANK3EN 0 (NOIDLE)NOIDLE 0 (NOIDLE1)NOIDLE1 0 (NOIDLE2)NOIDLE2 0 (NOIDLE3)NOIDLE3 0 (ARDYEN)ARDYEN 0 (ARDYTODIS)ARDYTODIS 0 (ARDY1EN)ARDY1EN 0 (ARDYTO1DIS)ARDYTO1DIS 0 (ARDY2EN)ARDY2EN 0 (ARDYTO2DIS)ARDYTO2DIS 0 (ARDY3EN)ARDY3EN 0 (ARDYTO3DIS)ARDYTO3DIS 0 (BL)BL 0 (BL1)BL1 0 (BL2)BL2 0 (BL3)BL3 0 (ITS)ITS 0 (ALTMAP)ALTMAP

MODE1=D8A8, MODE2=D8A8, MODE=D8A8, MODE3=D8A8

Description

Control Register

Fields

MODE

Mode

0 (D8A8): EBI_AD drives 8 bit data, 8 bit address, ALE not used. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

1 (D16A16ALE): EBI_AD drives 16 bit data, 16 bit address, ALE is used for address latching. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

2 (D8A24ALE): EBI_AD drives 8 bit data, 24 bit address, ALE is used for address latching. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

3 (D16): EBI_AD drives 16 bit data, ALE not used. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.
MODE1

Mode 1

0 (D8A8): EBI_AD drives 8 bit data, 8 bit address, ALE not used. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

1 (D16A16ALE): EBI_AD drives 16 bit data, 16 bit address, ALE is used for address latching. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

2 (D8A24ALE): EBI_AD drives 8 bit data, 24 bit address, ALE is used for address latching. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

3 (D16): EBI_AD drives 16 bit data, ALE not used. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.
MODE2

Mode 2

0 (D8A8): EBI_AD drives 8 bit data, 8 bit address, ALE not used. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

1 (D16A16ALE): EBI_AD drives 16 bit data, 16 bit address, ALE is used for address latching. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

2 (D8A24ALE): EBI_AD drives 8 bit data, 24 bit address, ALE is used for address latching. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

3 (D16): EBI_AD drives 16 bit data, ALE not used. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.
MODE3

Mode 3

0 (D8A8): EBI_AD drives 8 bit data, 8 bit address, ALE not used. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

1 (D16A16ALE): EBI_AD drives 16 bit data, 16 bit address, ALE is used for address latching. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

2 (D8A24ALE): EBI_AD drives 8 bit data, 24 bit address, ALE is used for address latching. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.

3 (D16): EBI_AD drives 16 bit data, ALE not used. Extended address bits can be enabled on EBI_A in the EBI_ROUTE register.
BANK0EN

Bank 0 Enable
BANK1EN

Bank 1 Enable
BANK2EN

Bank 2 Enable
BANK3EN

Bank 3 Enable
NOIDLE

No idle cycle insertion on bank 0.
NOIDLE1

No idle cycle insertion on bank 1.
NOIDLE2

No idle cycle insertion on bank 2.
NOIDLE3

No idle cycle insertion on bank 3.
ARDYEN

ARDY Enable
ARDYTODIS

ARDY Timeout Disable
ARDY1EN

ARDY Enable for bank 1
ARDYTO1DIS

ARDY Timeout Disable for bank 1
ARDY2EN

ARDY Enable for bank 2
ARDYTO2DIS

ARDY Timeout Disable for bank 2
ARDY3EN

ARDY Enable for bank 3
ARDYTO3DIS

ARDY Timeout Disable for bank 3
BL

Byte Lane Enable for bank 0
BL1

Byte Lane Enable for bank 1
BL2

Byte Lane Enable for bank 2
BL3

Byte Lane Enable for bank 3
ITS

Individual Timing Set, Line Polarity and Mode Definition Enable
ALTMAP

Alternative Address Map Enable

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data